FPGA向けの高位合成言語と処理系の研究動向

DOI Web Site 参考文献48件

書誌事項

タイトル別名
  • A Survey of High-level Synthesis Languages and Synthesizers for FPGAs
  • FPGA ムケ ノ コウイ ゴウセイ ゲンゴ ト ショリケイ ノ ケンキュウ ドウコウ

この論文をさがす

抄録

Due to available of large FPGAs, FPGAs are used for implementing not only simple hardware logics, but also complicated algorithms. By the reason, FPGAs are pointed out as execution platforms of program. Although RLT design is widely used for development hardware logic on FPGA, the RTL design for a complicated algorithm is an inconvenient and time-consuming approach. Therefore, high-level synthesis languages (HLSLs) are desired to design hardware in a higher abstraction level than RTL. HLSLs are needed to ease hardware design, to decrease verification, and to exploit the performance of the FPGA. This paper surveys HLSLs and high-level synthesizers.

収録刊行物

参考文献 (48)*注記

もっと見る

詳細情報 詳細情報について

問題の指摘

ページトップへ