ハードウェアタスクエンジンの提案とそれを利用したセンサ信号処理SoCの設計, 試作および評価

DOI Web Site オープンアクセス
  • 柏木 喜孝
    安川電機技術開発本部開発研究所 早稲田大学大学院情報生産システム研究科
  • 山内 規義
    早稲田大学大学院情報生産システム研究科
  • 坂田 俊一
    安川電機技術開発本部開発研究所

書誌事項

タイトル別名
  • Proposal of a Hardware Task Engine and Design, Prototype Fabrication and Evaluation of a Sensor Signal Processing SoC Using It

この論文をさがす

説明

In this paper, a hardware called a Hardware Task Engine is proposed to achieve an embedded controller ar-chitecture for signal processing. An interrupt task which is highest priority and executes a signal processing is executed by the Hardware Task Engine. The Hardware Task Engine works highly realtime, because of it has high-speed and flexible processing ability, and it reduces a start up delay from interrupt. A Prototype of a Sensor Signal Processing SoC using a Hardware Task Engine is made by FPGA, and is evaluated by actual magnetic encoder with magnetic sensors. A start up delay from interrupt of a hardware task is 41.60ns, and it is faster than software by 3.0 times at a half clock frequency, and temperature rise is reduced to 13.4%. As a result, we can corroborate availability of a Hardware Task Engine.

収録刊行物

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ