FPGA Implementation of Discrete-Time Neuronal Network for Dynamic Image Segmentation

この論文をさがす

抄録

We have developed a discrete-time dynamical system for dynamic image segmentation. It consists of a global inhibitor and modified chaotic neurons that can generate oscillatory responses. Dynamic image segmentation is performed using its oscillatory responses. This letter presents an implementation of our system in a field programmable gate array (FPGA) device and a successful result of dynamic image segmentation.

収録刊行物

参考文献 (7)*注記

もっと見る

関連プロジェクト

もっと見る

詳細情報 詳細情報について

問題の指摘

ページトップへ