Bilateral Filterのハードウェア化による高速化

DOI Web Site Web Site 参考文献13件

書誌事項

タイトル別名
  • Hardware Acceleration of Bilateral Filters
  • Bilateral Filter ノ ハードウェアカ ニ ヨル コウソクカ

この論文をさがす

説明

A bilateral filter (BF) is a nonlinear filter that performs edge-preserving smoothing. In recent years, BF has been used in a wide variety of fields such as computer vision and computer graphics, and its applications include medical image processing. However, as compared to other filters, BF has large computational and time requirements. BF can be effectively used as a pre-processing step to speed up processing. In this paper, we consider a BF implemented at a one-chip circuit scale on a field-programmable gate array (FPGA). Furthermore, we aim to speed up floating-point pipelined arithmetic operations and processing by adopting a multiplication-based divider. The results show that hardware processing is approximately 20.93 times faster than software processing. Therefore, high-speed applications using BF are possible without the need for large equipment such as workstations or GPUs. Finally, it is suggested that real-time processing is feasible if a BF is applied as a pre-processing step.

収録刊行物

参考文献 (13)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ