- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Fundamental Study on CMP Process Controlled with Optical Radiation Pressure.
-
- KIMURA Keiichi
- ソニーイーエムシーエス(株)
-
- MIYOSHI Takashi
- 大阪大学
-
- TAKAYA Yasuhiro
- 大阪大学
-
- TAKAHASHI Satoru
- 大阪大学
Bibliographic Information
- Other Title
-
- 光放射圧制御微粒子集積現象に基づくCMP加工に関する基礎的研究
- ヒカリ ホウシャアツ セイギョ ビリュウシ シュウセキ ゲンショウ ニ モトヅク CMP カコウ ニ カンスル キソテキ ケンキュウ
Search this article
Description
Higher integration of VLSI has produced the number of interconnection layers. This trend requires a high planarity to individual surfaces of interconnection layers because their irregularities must be less than the DOF (Depth of Focus) of the wafer stepper's projection lens. This suggests that the technology for achieving the global planarity within a die is required. At the planarization process, the essential factor for the global planarization is to remove materials at the top of humps of surface irregularities selectively. From the point of view, the new planarization method which utilizes the laser trapping phenomena and which has the process of intentional selective material removal at the top of humps is attempted.<BR>On the study, at first, the laser trapping of fine particles in slurry and the formation of aggregated marks of fine particles were investigated. Secondly, material removal process by polishing after aggregated marks formed was observed. Finally, as a planarization method for irregular surface of Silicon wafer, LAFP(Laser Aggregation, Filling-up and Polishing) method was attempted. The method has two steps procedure for planarization. First step is forming aggregated marks of fine particles with laser irradiation at the specific location of recessed part of trenches on Silicon wafer surface, and the second step is polishing the Silicon wafer surface together with filled up trenched area as one continuous surface with no irregularities of wafer patterns. As an experiment, the LAFP method was applied to the silicon wafer surface which has four trenches as dummy patterns formed with FIB process, and smooth and planarized surface was obtained after polishing.
Journal
-
- Journal of the Japan Society for Precision Engineering
-
Journal of the Japan Society for Precision Engineering 69 (1), 89-94, 2003
The Japan Society for Precision Engineering
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1390282679773102464
-
- NII Article ID
- 110001373475
-
- NII Book ID
- AN1003250X
-
- ISSN
- 1882675X
- 09120289
-
- NDL BIB ID
- 6437465
-
- Text Lang
- ja
-
- Data Source
-
- JaLC
- NDL Search
- Crossref
- CiNii Articles
-
- Abstract License Flag
- Disallowed