【4/18更新】CiNii ArticlesのCiNii Researchへの統合について

An Energy-Efficient Patchable Accelerator and Its Design Methods

抄録

With the shorter time-to-market and the rising cost in SoC development, the demand for post-silicon programmability has been increasing. Recently, programmable accelerators have attracted more attention as an enabling solution for post-silicon engineering change. However, programmable accelerators suffers from 5∼10X less energy efficiency than fixed-function accelerators mainly due to their extensive use of memories. This paper proposes a highly energy-efficient accelerator which enables post-silicon engineering change by a control patching mechanism. Then, we propose a patch compilation method from a given pair of an original design and a modified design. We also propose a design method to add redundant wires in advance to decrease the necessary amount of patch memory for post-silicon engineering change. Experimental results demonstrate that the proposed accelerators offer high energy efficiency competitive to fixed-function accelerators and can achieve about 5X higher efficiency than the existing programmable accelerators. We also show the trade-off between redundant wires and the necessary amount of patch memory.

収録刊行物

被引用文献 (0)*注記

もっと見る

参考文献 (10)*注記

もっと見る

関連論文

もっと見る

関連研究データ

もっと見る

関連図書・雑誌

もっと見る

関連博士論文

もっと見る

関連プロジェクト

もっと見る

関連その他成果物

もっと見る

詳細情報

問題の指摘

ページトップへ