-
- 山岡 雅直
- 株式会社日立製作所
書誌事項
- タイトル別名
-
- CMOS Annealing Mashine
この論文をさがす
抄録
<p>A new computing architecture, an annealing machine, which is specialized to solve combinatorial optimization problems, is proposed. The annealing machine maps combinatorial optimization problems to an Ising model and solves the problems by its own convergence property. We proposed a CMOS annealing machine, which is a CMOS implementation of the annealing machines. The CMOS annealing machine has an in-memory computing architecture for a high scalability. We constructed prototypes of the CMOS annealing machine. The 1st generation prototype with ASIC implementation, the 2nd generation prototype with FPGA implementation and the card-size prototype with 2-chip ASIC implementation are used to confirm its ability to solve combinatorial optimization problems and its high energy efficiency. The 2nd and card-size prototypes also confirm its multiple-chip operation, which enables a higher scalability of the CMOS annealing machine solving larger size optimization problems.</p>
収録刊行物
-
- 表面と真空
-
表面と真空 63 (3), 123-128, 2020-03-10
公益社団法人 日本表面真空学会
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1390846609810726784
-
- NII論文ID
- 130007807192
-
- NII書誌ID
- AA12808657
-
- ISSN
- 24335843
- 24335835
-
- NDL書誌ID
- 030308070
-
- 本文言語コード
- ja
-
- データソース種別
-
- JaLC
- NDL
- Crossref
- CiNii Articles
-
- 抄録ライセンスフラグ
- 使用不可