Instruction scheduling for power reduction in processor-based system design

DOI DOI

説明

This paper proposes an instruction scheduling technique to reduce power consumed for off-chip driving. The technique minimizes the switching activity of a data bus between an on-chip cache and a main memory when instruction cache misses occur. The scheduling problem is formulated and a scheduling algorithm is also presented. Experimental results demonstrate the effectiveness and the efficiency of the proposed algorithm.

収録刊行物

詳細情報 詳細情報について

問題の指摘

ページトップへ