- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
TAT- and cost-reduction strategies in LSI manufacturing test process
Description
Testing strategies in the test process composed of a wafer-probe testing phase, an LSI assembly and packaging phase, and a final testing phase are discussed to reduce the turn around time and costs with the manufacturing yield as a parameter through an event-driven simulation analysis. Three screening strategies considered in the wafer-probe testing phase are exhaustive testing, checkerboard sample testing and no wafer testing [NW]. The application of the simulation program to a test process for one-chip microcomputers showed that the NW strategy becomes effective in a yield range of larger than 70%. The simulation allows one to predict the effectiveness of the testing strategy with the manufacturing yield as a parameter.
Journal
-
- 10th Annual IEEE/SEMI. Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 99 Proceedings (Cat. No.99CH36295)
-
10th Annual IEEE/SEMI. Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 99 Proceedings (Cat. No.99CH36295) 59-63, 2003-01-20
IEEE