- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Issues and Optimization of Millisecond Anneal Process for 45 nm node and beyond
Search this article
Description
<jats:title>Abstract</jats:title><jats:p>We have investigated MSA, namely, Laser Spike Annealing (LSA) and Flash Lamp Annealing (FLA), dopant activation technology of source/drain extension for 45 nm node, which can be substituted for spike RTA. Since it is possible to achieve a similar relation between a sheet resistance and a junction depth by using either FLA or LSA, both annealing methods are capable of providing the junction characteristics required by the ITRS target. However, we have noticed that there are three crucial issues from the viewpoints of device integration and CMOSFET performance: junction leakage current, gate leakage current and pattern dependence. In this report, we discuss these issues and indicate how to cope with them.</jats:p>
Journal
-
- MRS Proceedings
-
MRS Proceedings 912 2006-01-01
Springer Science and Business Media LLC
- Tweet
Details 詳細情報について
-
- CRID
- 1871709542930702336
-
- ISSN
- 19464274
- 02729172
-
- Data Source
-
- OpenAIRE