Bumpless Through-Dielectrics-Silicon-Via (TDSV) Technology for Wafer-Based Three-Dimensional Integration (3DI)

抄録

<jats:p>This paper describes wafer-on-wafer (WOW) technology using bumpless through-dielectrics-silicon-via (TDSV) and dual-damascene interconnects for three-dimensional integration (3DI). Trends in conventional scaling compared with bumpless processes, the characteristics of devices after thinning the wafers to less than 10 um, and applications, including closed-channel-cooling systems (C3S), are discussed.</jats:p>

収録刊行物

  • ECS Transactions

    ECS Transactions 44 (1), 827-840, 2012-03-16

    The Electrochemical Society

被引用文献 (2)*注記

もっと見る

問題の指摘

ページトップへ